

PATENT ABSTRACTS OF JAPAN

(11)Publication number : **11-015658**

(43)Date of publication of application : 22.01.1999

(51)Int.Cl.

G06F 9/38

(21)Application number : 09-171400

(71)Applicant : MATSUSHITA ELECTRIC IND CO
LTD

(22)Date of filing : 27.06.1997


(72)Inventor : MORIKAWA TORU
HIGAKI NOBUO
OZAKI SHINJI
KANEKO KEISUKE
OGURA SATOSHI
SUZUKI MASATO

(54) DATA PROCESSOR

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a data processor in which an interlock period can be shortened and performance can be improved by changing the number of pipeline stages with the change of an operation clock frequency and switching a forwarding path.

SOLUTION: An instruction fetch circuit 31 and an instruction decoding circuit 32 process data at one cycle time. In a data cache 4, access time changes by the change of the operation clock frequency. In that case, a selector 340 selects load data of one cycle time in the data cache 4 and executes a next processing when a high speed pitch flag 35 is cleared. When it is set, the selector 340 selects load data for the two cycle time of the data cache 4 and executes the next processing. The optimum bypass of data can be selected with the speed change of a clock.



LEGAL STATUS

[Date of request for examination] 19.04.2001

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3541623

[Date of registration] 09.04.2004

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]